Abstract-This paper presents an integrated millimeter-wave (mmW) low noise amplifier (LNA) which is implemented by using 0.15-µm baseline GaAs pHEMT technology. The design utilized modified co-planar waveguide (CPW) to perform a slow wave transmission line (TLine) with electromagnetic band gap (EBG) ground structures for the input/output matching networks. The low noise V-band LNA chip size was hence reduced by adopting the new EBG transmission lines. The developed amplifier exhibited a noise figure of 6.21 dB, and a peak gain of 17.3 dB at 66 GHz. Additionally, the amplifier has linear characteristics and its measured third-order intercept (IIP3) point is greater than −0.5 dBm under a dc power consumption of 75 mW.
INTRODUCTION
Recently, high data rate requirements has grown a fast interest in the unlicensed band, the wide available bandwidth of 7 GHz (57-64 GHz in the USA, 59-66 GHz in Japan, 57-66 GHz in Europe) fueled by standards and applications led by WiHD, WiGig and 802.15c. Interest in IEEE 802.15c communications systems for indoor and high speed wireless application has led to significant progress of broadband mmW integrated circuits and wireless personal area networks (WPAN) aim to deliver data rates of 2 to 3Gb/s or even more. GaAs technology provides a low loss substrate, a high linear output power and a low signal distortion compared to traditional RFCMOS process. In this paper, we describe a compact size and a high performance V-band GaAs pHEMT LNA by using EBG ground structure.
Impedance matching networks in the reported circuits were based upon either lumped inductors [1] or electromagnetic bandgap (EBG) structures CPW TLines [2, 3] . Lumped inductors offer smaller area and larger quality factors than TLine based matching networks, but are more difficult to be precisely simulated at millimeter-wave band. Modified CPW for EBG-CPW TLines, on the other hand, can be considerably smaller than their conventional counterparts and exhibit high Q values [1, 4, 5] .
In this work, a compact size V-band LNA with EBG TLines was demonstrated in standard 0.15-µm GaAs pHEMT process for low noise solution. As an important component for most receivers, the LNA was designed to provide low noise figure and to obtain respectable gain over a broad frequency band especially for high data rate application. The proposed LNA is designed to simultaneously achieve high gain and low noise characteristics.
INTERCONNECTION EBG-CPW TLINES
The values of the required inductances in the circuit are smaller than those provided by standard spiral inductors and we have therefore opted for the TLine approach. Conventional coplanar microstrip, and grounded microstrip TLines on GaAs substrate typically exhibited quality factor of 10∼25, which are not sufficient for low noise design. Since it has been shown that EBG TLines can provide much higher Q values [2] , we have also taken this approach into this study. The structure of the EBG TLines used in this work is shown in Fig. 1 . The slotted bottom metallic shields were patterned as 130 µm metal stripes separated by 10 µm slot widths. The signal line metal width was 37 µm, the distance between signal line metal and the metallic ground was 5 µm. All metal layer resistivity was 0.02 ohm/square, and insulator layers GaAs.
The electromagnetic simulation of EBG TLines is fairly complex, but can be preformed successfully. The numerical analysis of the EBG-CPW LNA studied is performed using the commercial computer software package, Momentum of Agilent Technologies, Advanced Design System (ADS), which is based on the method of moment (MoM) technique for layered media. Momentum solves mixed potential integral equations (MPIE) using full wave Green's functions.
A comparison of the standard (Std.) CPW TLine and EBG-CPW TLines, simulated performance of the TLines is shown in Fig. 2(a) . high Q values obtained. For comparison purposes, the results of a classical CPW TLine realized. The centre cut-off frequency which is the resonant frequency depends on the transverse slots number and the square etched hole of the ground plane. The geometrical dimensions and the 60-GHz main electrical properties are summarized in Table 1 . In order to avoid the complex EM simulations of EBG CPW TLines, we have developed a simple analytic model, which accurately predicts their properties. The model takes advantage of the well established models of grounded and standard CPWs. The Z element (L, R and C) of EBG TLine model is shown in Fig. 3 . It shows that EBG TLine obtained high quality factor (large propagation constant) 
can be achieved by increasing C and L in the TLine. The resonant frequency of the parallel circuit is defined as
The equivalent impedance equation of the single resonant model may be expressed as
According to the microwave network theory as
The 3-dB cut-off angular frequency ω c can be determined as
(1) Into (3), the Capacitance is obtained as
The inductance can be determined by Therefore, the resistance R of the circuit can be obtained form resonant frequency ω respectively
Therefore, this model can predict the EBG TLines with slotted ground shield over the relatively wider frequency range from 50 to 70 GHz, as shown in Fig. 1 , in which the circuit simulation results and the EM simulation results show good agreement, as shown in Fig. 4 . The resistors, capacitances and inductances are evaluated from the resonant frequencies of the EBG TLines with slotted ground shield and listed in Table 2 .
V-BAND LNA DESIGN
The proposed LNA was demonstrated on 6 inch semi-insulating GaAs pseudomorphic high electron mobility transistor (pHEMT) technology together with a 0.15 µm gate length T-gate technology which was directly written by electron beam writer. A 12 nm undoped InGaAs channel layer was sandwiched between two Si planar δ-doped layers for high current and high power consideration. A 25 nm-thick n + AlGaAs (1×10 17 cm −3 ) layer was grown on an intrinsic AlGaAs spacer layer as a Schottky layer, which improves parallel conduction at high voltage. Finally, a 35 nm n + -GaAs cap layer was grown to improve the resistivities of the ohmic contacts. Ohmic contacts were realized by using Au/Ge/Ni/Au alloy followed by a 430 • C, 15 seconds rapid thermal annealing (RTA) alloy. Ion-implant isolation technology was used for mesa isolation to prevent the flow of any side-wall gate leakage current. The 0.15 µm-long T-shaped photoresist profile was formed by bi-layer polymer design and electron beam directly writing technology. After the highly selective succinic acid chemical gate recess process, the Ti/Pt/Au-gates were deposited by lift-off process. Before the deposition of metal-1, a 1000Å SiN x was deposited by plasma enhance chemical vapor deposition (PECVD) at 280 • C for passivation. The 1 µmÅ-thick gold metal (Ti/Au = 500Å/10000Å) was then deposited on the SiN x passivation layer using an electron-beam evaporator. Finally, a 2000Å SiN x layer was deposited as a insulator layer between metal-1 layer and metal-2 layer (2 µm-thick gold). The pHEMT of 2 fingers with total gate width of 50 µm has a typical unit current gain cutoff frequency of 78 GHz, power gain cut-off frequency of 134 GHz with 3 V supply.
The three stage common-source LNA schematics are shown in Fig. 5 . The first stage transistor had 2 fingers with total gate width of 50 µm. It was biased at a supply voltage of 3 V and drain current of 13 mA. Note that all the matching networks and inductances incorporate EBG-CPW slow wave transmission lines.
The contribution of each noise source to the total output noise is evaluated. The NF is then calculated by evaluating the ratio of the total output noise to the output noise due to parasitic resistance and transistor source resistance.
A die photo is shown in Fig. 6 . Note in particular that the EBG TLines are much shorter (by a factor of two) than similar designs using conventional TLines. The chip size of 1.2 × 0.8 mm 2 . 
MEASUREMENT RESULTS
The V-band EBG TLines LNA chip measured through on-wafer probing. The related measurement demands are also raised to achieve a complete design flow. As the technology is in progress, a lot of one-box instruments, such as the signal generator (SG) and spectrum analyzer (SA), for high operating frequency were developed for convenience. But some special parameter testing systems, like NF analyzer (NFA) and input third-order intercept point analyzer (IIP3A). For further discussion, the building blocks of the on-wafer NF test system are depicted in details and shown in Fig. 7 . A calibrated noise source is usually a diode that is reverse biased to generate noise. The excess noise ration (ENR) is the difference between T h and T c , in terms of the equivalent noise temperatures at on/off states. Y -factor is defined Figure 7 .
Test setup and procedure of MMW amplifier NF measurement.
as the ratio of N h to N c which corresponds to the measured noise powers at on/off states, respectively. A noise source with appropriate ENR is essential, as a rule of thumb, it is recommended to choose a higher ENR for high NF DUT or lower ENR for low NF DUT. If the NF of DUT is much higher than the ENR, it will lead to errors. To calculate the Y -factor substituted by ENR and noise factor, the following equations are used [6] .
where T e is the equivalent noise temperature of DUT. While Yfactor approaches to one, it makes the measured values of the on/off states too hard to distinguish the DUT's NF from the self-generated noise. Whereas the available gain obtained simultaneously in Y -factor method is derived as below From the Y -factor derivation
For further discussion, the building blocks of the on-wafer IIP3 test system are depicted in details and shown in Fig. 8 . A third-order intercept point is a measure for weakly nonlinear systems and devices, for example receivers, linear amplifiers and mixers. It is based on the idea that the device nonlinearity can be modeled using a low-order polynomial, derived by means of Taylor series expansion. The thirdorder intercept point relates nonlinear products caused by the thirdorder nonlinear term to the linearly amplified signal, in contrast to the second-order intercept point that uses second order terms. The V-band EBG TLines LNA chip measured through on-wafer probing. Fig. 9 shows the measured and simulated small signal gain and noise figure versus input frequency from 60 to 70 GHz at 3 V drain bias with total current of 27 mA. The related stability Kfactor is greater than 1. Fig. 10 shows the measured and simulated input/output retune losses of EBG-CPW LNA. The measured small signal gain has an amplifier peak gain of 17.3 dB at 66 GHz. The minimum input and output return losses are −16 dB and −18 dB, respectively. The noise figure at the same bias condition exhibits a minimum of 6.21 dB at 66 GHz. The 1-dB power gain compression point and third-order interception point at 66 GHz are measured and plotted in Figs. 11 and 12 , respectively. The measured output 1-dB compression point of the amplifier is 0.6 dBm and input IP3 is −0.5 dBm at 60 GHz. The total dc power consumption is 75.2 mW.
The performance of the reported LNA is compared to that of the similar LNAs in Table 3 . Note the lower power consumption and lower noise figure of the reported circuit compared to the V-Band. In spite of the TL matching network used in our chip its size is comparable to circuits using lumped inductor based matching networks.
CONCLUSION
A high performance and a compact size V-band LNA was implemented in 0.15-µm baseline GaAs pHEMT process. It exhibited a gain of 17.3 dB and noise figure of 6.21 dB at 66 GHz operation, and the dc power consumption is only 75 mW. The matching networks were based on high Q EBG TLines. The EBG TLines approach enabled us to improve the circuit performance of in standard GaAs foundry service fabrication, and to compete well with similar LNAs fabricated by more advanced technologies.
